				MSF	2430 A	Address	ing Mo	odes							MSP4	30 Fmi	ulated	lins	truction	18				
Ad		Register	Syntax					Description			emonic			eration			Emulat				Descrip	ion		
1	00 ds 01 ds 1	n ≠ 3 n ≠ 0, 2, 3	Rn x(Rn)					the contents of Rn. $A_d=0$ nory at address Rn+x.			hmetic Ir (.B or .W)		ns dst+C→c	st		ADDO	C(.B or .V	N) #0	.dst	Δ-	d carry to	destination	n	
-	10 s	n ≠ 0, 2, 3	@R <i>n</i>	Regist	er indir	ect. The o	perand i	is in memory at the address held in			C(.B or .W			st (decimally	<sub>'</sub> )		7. 10 d.)(. 1. ro B.)(				cimal add			on
-	11 S	n ≠ 0, 2, 3	@R <i>n</i> +			modes u		ve, then the register is incremented (PC)	1 by 1 or 2.		(.B or .W) D(.B or .W		dst-1→d dst-2→d				B or .W) B or .W)				crement d			
1	01 ds	0 (PC) 0 (PC)						s in memory at address PC+x.  d is the next word in the instruction s	stream	INC(	.B or .W)	lst	dst+1→c	lst		ADD(	B or .W	) #1,	dst	In	rement d	estination		
		Addres	sing mode	es usin	ng R2 (S	SR) and F	R3 (CG),	special-case decoding	ou oum.		O(.B or .W) (.B or .W)		dst+2→c dst+0FFI	lst Fh+C→dst			.B or .W (.B or .W				rement d btract sou			NOT. carry
-	01 ds 10 s	2 (SR) 2 (SR)	&LABEL #4			e operand e operand		mory at address x. onstant 4.					dst+0FFl	ı→dst			`				m dest.			
-	11 s 00 s	2 (SR) 3 (CG)	#8 #0			e operand e operand					nonic			ation		En	nulatio	n			Descript	ion		
	01 s	3 (CG)	#1	Consta	ant. The	e operand	l is the c	onstant 1. There is no index word.			cal and Re B or .W) ds	•	ontrol In NOT.dst→	structions		XOR(.B	or .W) #	#0(FI	)FFh,dst	Inve	ert bits in o	lestinatio	n	
-	10 s	3 (CG) 3 (CG)	#2 #–1			e operand e operand		onstant 2. onstant –1.			B or .W) d	st C	MSB	MSB-1			3 or .W)				ite left ari			
		10 9 8		MS	SP430	) Instruc	ction S	et		RLC(.	B or .W) d	st C	SB+1←LS ←MSB←	MSB-1		ADDC(.	B or .W)	) dst,	dst	Rot	ite left thr	ough carr	y	
15 14 0 0	0 1 0	0 opc				2 1 0 gister		Instruction Single-operand arithmetic	• • • • • • • • • • • • • • • • • • •	11-		L	SB+1←LS	SB <b>←</b> -C										
0 0	0 1 0	0 0 0			re	gister		totate right through carry		Progr BR ds	am Flow (		lst <b>→</b> PC			MOV d	st.PC			Bra	nch to des	ination		
0 0	0 1 0	0 0 0	1 0 0 B/V	_		gister gister		Swap bytes totate right arithmetic		DINT		0	-→GIE -→GIE			BIC #8	,SR			Disa	ble (gene ble (gener	al) interr		
0 0	0 1 0	0 0 1	1 0	As	re	gister	<b>SXT</b> S	ign extend byte to word		NOP RET		N	lone ∂SP→PC	SP+2→SP		MOV #				No	peration irn from s			
0 0	0 1 0	0 1 0	0 B/V			gister gister		Push value onto stack Subroutine call; push PC and move	source to PC	$\parallel \parallel =$														
0 0	0 1 0	0 1 1	0 0					Return from interrupt; pop SR then p			nonic Instructi	ons	Ope	ation		En	nulatio	n			Descript	on		
0 0	1 conditi	ion	10-bit	signed	offset			Conditional jump; PC = PC + 2×	offset		B or .W) d		)→dst				B or .W)	#0,d	st		r destinat			
0 0	1 0 0	0	10-bit	signed	offset			NZ Jump if not equal/zero		CLRC		0	)→C )→N			BIC #1,	,SR			Clea	r carry fla	flag		
0 0	1 0 0	0		signed signed				Z Jump if equal/zero LO Jump if no carry/lower		POP(.	B or .W) d	st @	)→Z @SP→tem	р		MOV(.I	,SR B or .W)	@SP	+,dst		r zero flag byte/wor		ick to de	stination
0 0	1 0 1	1		signed				S Jump if carry/higher or same		111			P+2→SP emp→dst											
0 0	1 1 0	0	10-bit	signed	offset		<b>JN</b> Jun	np if negative		SETC SETN		1	-→C I-→N			BIS #1, BIS #4,					carry flag negative fl	ag		
0 0	1 1 0	0		signed signed				ump if greater or equal  np if less		SETZ	B or .W) d	1	l→Z lst + 0FFF	Fh + 1		BIS #2,		#0.de	st	Set	zero flag destinati			
0 0	1 1 1	1		signed				ump (unconditionally)		]  ````	000	d	lst + 0FFh		140			20		280			340 ;	380 3C0
орс	ode	source	Ad B/V	V As	dest	tination		Two-operand arithmetic		0xx		5-10		100	1.40	130		L						
0 1	0 0	source	Ad B/V			tination		Move source to destination		4xx	(X												$\dashv$	
0 1		source	Ad B/V			tination		dd source to destination Add source and carry to destination	n	- 8xx Cxx			$\vdash$		+			$\vdash$	+	+		+	+	
0 1	1 1	source	Ad B/W	V As		tination		Subtract source from destination (w		1xx	x RRC	RRC.B	SWPB	RRA	RRA.	B SXT		PUS	H PUSH.	CALL		RETI		
1 0		source	Ad B/V			tination		subtract source from destination Compare (pretend to subtract) source from	am destination	143			$\vdash$		+				-	-	$\vdash$	+	-	
1 0		source	Ad B/V			tination		Decimal add source to destination		1C)														
1 0		source	Ad B/V			tination		st bits of source AND destination		200							NE/JN: EQ/JZ	Z						
1 1		source	Ad B/V			tination		t clear (dest &= ~src) t set (logical OR)		283	α 🗀					J	NC							
1 1	1 0	source	Ad B/V	V As	des	tination	XOR E	xclusive or source with destination		2C)							IC IN							
1 1 Special Reg		source C (Program C	Ad B/V			SP (Stack F		ogical AND source with destination	(dest &= src) * changes based o	op 343							IGE							
No. Emulat	SR ed Mnemonic	(Status Reg Operand(s	ster)=R2;			CG (Const	tants Gen	nerator)=R3;	- not affe	38)						J								
1 0	ADC(.B)	dst	Add C t	o desti			Descriptio	dst+C→dst	* * *	3C)							MP IOV. M	IOV.I	В					
2	ADD(.B) ADDC(.B)	src,dst src,dst	Add sou			tion destinatio	n.	src+dst→dst src+dst+C→dst	* * *	* 5xx						A	ADD, Al	DD.E	3					
4	AND(.B)	src,dst	AND so				••	src .and. dst → dst	0 * *	* 6xx							ADDC, A							
5 6	BIC(.B)	src,dst	Clear bi Set bits					not.src .and. dst → dst		8x							SUB, SI							
7	BIS(.B) BIT(.B)	src,dst src,dst	Test bits					src .or. dst → dst src .and. dst	0 * *	9xx							OMP, CI							
8 •	BR	dst	Branch					$dst \rightarrow PC$		Ax)							BIT, BIT.		.ь					
9 10 <b>⊙</b>	CALL CLR(.B)	dst dst	Call des Clear de					$PC+2 \rightarrow stack, dst \rightarrow PC$ $0 \rightarrow dst$		Cxx							BIC, BIC							
11 💿	CLRC		Clear C					0→C		0 Dx)							SIS, BIS		В					
12 <b>⊙</b> 13 <b>⊙</b>	CLRN CLRZ		Clear N Clear Z					0→N 0→Z	- 0 -	Fxx							AND, AI							
14	CMP(.B)	src,dst	Compar			destinatio		dst - src	* * *	* ass 0(Rn) = @8	n code Ro when source	machin	e code	opcode		ource Reg	Ad (dest) B/~1	w As	(Src) d	estination	* I Addi	NEEDED ional Data 1		* IF NEEDED Additional Data 2
15 <b>⊙</b> 16	DADC(.B) DADD(.B)					estination cimally to		$dst + C \rightarrow dst$ (decimally) $src + dst + C \rightarrow dst$ (decimally)	* * *	* mov.	w R5, R6 b R4, R8	45i 54		0 1 0	0	5	0 0			8				-
17 <b>⊙</b>	DEC(.B)	dst	Decrem	ent des	tinatio	n	ast	$dst \cdot 1 \rightarrow dst$	* * *	* bit.w	@R7, R12 D(R7), R15	B7:	2C	1 0 1	1	7	0 0	1	0	C F				
18 <b>⊙</b> 19 <b>⊙</b>	DECD(.B) DINT	dst				stination		$dst \cdot 2 \rightarrow dst$ $0 \rightarrow GIE$	* * *	bic.b 2	(R8), 0(R8) (R8), 4(R7)	C8D8 00	02 0000	1 1 0	0	8	1 1	0	1	8		0002		0000
19 <b>⊙</b> 20 <b>⊙</b>	EINT		Disable Enable i					$0 \rightarrow GIE$ $1 \rightarrow GIE$		bis.w #0	xAAAA, R11	C897 00	AAAA	1 1 0	1	8	0 0	1	1	7 B		AAAA	+	
21 💿	INC(.B)	dst	Increme	nt dest	ination			$dst +1 \rightarrow dst$	* * *	* rrc	.b R10 .w R11	114	0В	0 0 0	1	0001	0 1	0	0	В	$\perp$		╁	
22 <b>⊙</b> 23 <b>⊙</b>	INCD(.B) INV(.B)	dst dst	Double- Invert d			stination		$dst+2 \rightarrow dst$ .not. $dst \rightarrow dst$	* * *	jmp	LABEL R13, 2(R8)	3 [11xx x 9D88	xx xxxx]	0 0 1	1	11xx D		×	x (offset			0002		
24	JC/JHS	label	Jump if	C set/J	lump if	higher or	r same			, jnz	LABEL Lb R10	2 [00xx x:	xxx xxxx]	0 0 1		00xx			x (offset	Δ inst. words				
25 26	JEQ/JZ JGE	label label	Jump if Jump if							add.b	R10, R10	<b>€</b> (emulated	code) 🏚	0 1 0	1	A	0 1	0	0	A				
27	JL	label	Jump if		. equ					- addc.v	w R11 v R11, R11	€ (emulated	code) 🏚	0 1 1	0	В	0 0	0	0	В				
28 29	JMP JN	label label	Jump Jump if	N set				$PC + 2 \times offset \rightarrow PC$		xor.w #	.w R10 0xFFFF, R10		code) 春	1 1 1	0	3	0 0	1	1	A				
30	JNC/JLO	label	Jump if	C not s		np if lower					.w R11 0x0001, R11	53: <b>€</b> (emulated		0 1 0	1	3	0 0	0	1	В				
31 32	JNE/JNZ MOV(.B)	label src,dst	Jump if Move so			np if Z no	t set	$src \rightarrow dst$		- SR Bit				After the ope	eration is	complete	, the SR	bits a	re set base	d on these	condition	s		
33 ⊙	NOP		No oper	ation						-		add.w		2 Ore (141)	inc.	ex	kamples i			d.b			add.	b
34 ⊙ 35	POP(.B)	dst				o destinati เ	ion	$@SP \rightarrow dst, SP+2 \rightarrow SP$ $SP \rightarrow SP \ src \rightarrow @SP$		. V		000 000		0111 1		w 11 1111	-			111 11:	10		101	L1 0000
35 36 <b>⊙</b>	PUSH(.B) RET	STC	Push sor Return					$SP \cdot 2 \rightarrow SP$ , $src \rightarrow @SP$ $@SP \rightarrow PC$ , $SP + 2 \rightarrow SP$				100 0010	1011			00 0000			0 0000 1		90 +	0000 00		00 1000 L1 1000
37	RETI	1.	Return	from in	terrupt	t			* * *	*	Negative: T		digit (MSE	3) is 1 - the nun		ex	ou are u camples i		ary					
38 <b>⊙</b> 39 <b>⊙</b>	RLA(.B) RLC(.B)	dst dst	Rotate le Rotate le						* * *	* N		cmp.w 010 0101		0101 0	inv. 000 11	w 11 1010	)	000	de 0 0000 0	c.b 1000 001	90 I			00 0101
40	RRA(.B)	dst	Rotate r	ight ari	ithmeti	cally			0 * *	*		100 1110	0000			00 0101			0 0000 1		-	7000 AA	000	00 0111
41 42 ⊙	RRC(.B) SBC(.B)	dst dst	Rotate r Subtract			C destinatio	on	$dst + 0FFFFh + C \rightarrow dst$	* * *	*	Zero: All th			1 min I	W					11		JUU 000	OO 111	- 111V
43 <b>©</b>	SETC	ast	Set C		,	iiidti0		1→C		1 <sub>z</sub>		sub.w			rra.	w	kamples i	n bin	an				xor.l	
44	SETN SETZ		Set N Set Z					1→N 1→Z	- 1 -		-0000 00	010 0101 010 0101	L 0101			00 0001			0	010 10 101 01	01		001	10 1101 10 1101
45 <b>⊙</b> 46	SUB(.B)	src,dst		: source	e from o	destinatio	n	$dst + .not.src + 1 \rightarrow dst$	* * *	*	0000 00	000 000	0000	0000 0		00 0000 ce - a digit			0 0000 0		00	0000 00		0000
	SUBC(.B)	src,dst dst			e and n	ot(C) from	n dst	$dst + .not.src + C \rightarrow dst$	* * *	*	y. uils	add.w	· ule	, elic	rra.	ex	kamples i						rrc.b	1
47	CWIDE	det	Swap by							, c	1000					w 00 0001	1				0010			) 01 1011
	SWPB SXT	dst	Extend :						0 * *	^			000 000		שט טטב	00 0001	-		0000 000	0 1000	0010	טט טטטט	00 110	
47 48 49 50 <b>⊙</b>	SXT TST(.B)	dst dst	Extend : Test des	sign tinatior				dst+0FFFFh+1	0 * *	1		0000 0	000 000	01 0000 0	010 00				0000 000					10 1101 (1
47 48 49	SXT	dst	Extend : Test des	sign tinatior		and destin	ation	dst+0FFFFh+1 src .xor. $dst \rightarrow dst$		1 15	1000	0000 0	000 000	)1	010 00		7 (1)	(1)	6 0000 000	0 0000	0100	0000 00 3		

#### 12.3.1 TACTL. Timer A Control Register


15	14		13	12	11	10	9	8
- 10				used		10		SELX
rw-(0)	rw-(0)		rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6		5	4	3	2	1	0
	IDx	Т		ICx .	Unused	TACLR	TAIE	TAIFG
rw-(0)	rw-(0)		rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
Unused	Bits 15-10	Unus	ed					
TASSELx	Bits 9-8	Timer	_A clock source	e select				
		00	TACLK					
		01	ACLK					
		10	SMCLK					
		11		LK is device-spe cific data sheet)	cific and is often ass	signed to the inver	ted TBCLK) (see	the
IDx	Bits 7-6	Input	divider. These	bits select the div	vider for the input cli	ock.		
		00	/1					
		01	/2					
		10	/4					
		11	/8					
MCx	Bits 5-4	Mode	control. Settin	g MCx = 00h whe	n Timer_A is not in	use conserves po	ower.	
		00	Stop mode:	the timer is halte	d.			
		01	Up mode: ti	ne timer counts u	p to TACCR0.			
		10			counts up to 0FFFF			
		11	Up/down m	ode: the timer cor	unts up to TACCR0	then down to 000	0h.	
Unused	Bit 3	Unus						
TACLR	Bit 2			ng this bit resets and is always rea	TAR, the clock divid d as zero.	ler, and the count	direction. The TA	CLR bit is
TAIE	Bit 1	Timer	_A interrupt er	nable. This bit ena	ables the TAIFG inte	errupt request.		
		0	Interrupt dis	abled				
		1	Interrupt en	abled				
TAIFG	Bit 0	Timer	_A interrupt fla	ig .				

## 12-2. Output Modes

OUTMODx	Mode	Description	٦٤
000	Output	The output signal OUTx is defined by the OUTx bit. The OUTx signal updates immediately when OUTx is updated.	1
001	Set	The output is set when the timer counts to the TACCRx value. It remains set until a reset of the timer, or until another output mode is selected and affects the output.	1
010	Toggle/Reset	The output is toggled when the timer counts to the TACCRx value. It is reset when the timer counts to the TACCR0 value.	8
011	Set/Reset	The output is set when the timer counts to the TACCRx value. It is reset when the timer counts to the TACCR0 value.	1
100	Toggle	The output is toggled when the timer counts to the TACCRx value. The output period is double the timer period.	8
101	Reset	The output is reset when the timer counts to the TACCRx value. It remains reset until another output mode is selected and affects the output.	1
110	Toggle/Set	The output is toggled when the timer counts to the TACCRx value. It is set when the timer counts to the TACCR0 value.	1
111	Reset/Set	The output is reset when the timer counts to the TACCRx value. It is set when the timer counts to the TACCR0 value.	1

### 12.2.5.2 Output Example — Timer in Up Mode

The OUTx signal is changed when the timer counts up to the TACCRx value, and rolls from TACCR0 to zero, depending on the output mode. An example is shown in Figure 12-12 using TACCR0 and TACCR1



Port	Register	Short Form	Address	Register Type	Initial State	1
	Input	P1IN	020h	Read only	-	٦
	Output	P10UT	021h	Read/write	Unchanged	٦
	Direction	P1DIR	022h	Read/write	Reset with PUC	٦
	Interrupt Flag	P1IFG	023h	Read/write	Reset with PUC	٦
P1	Interrupt Edge Select	P1IES	024h	Read/write	Unchanged	8.
	Interrupt Enable	P1IE	025h	Read/write	Reset with PUC	- O.
	Port Select	P1SEL	026h	Read/write	Reset with PUC	٦
	Port Select 2	P1SEL2	041h	Read/write	Reset with PUC	٦
	Resistor Enable	P1REN	027h	Read/write	Reset with PUC	٦
12.3.4 T	ACCTLx. Capture/Com	pare Control Regi	ster	•		_


rw-(0)	rw-(0)		rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
7	6		5	4	3	2	1	0
	OUTMOD	Οx		CCIE	CCI	OUT	COV	CCIFG
rw-(0)	rw-(0)		rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)
CMx	Bit 15-14	Captur	e mode					
		00	No capture					
		01	Capture on	rising edge				
		10	Capture on	falling edge				
		11	Capture on	both rising and fa	lling edges			
CCISx	Bit 13-12			out select. These nal connections.	bits select the TA	CCRx input signal.	See the device-s	pecific data
		00	CClxA					
		01	CClxB					
		10	GND					
		11	Voc					
SCS	Bit 11	Synchi	ronize capture	source. This bit i	s used to synchro	nize the capture in	put signal with th	e timer clock.
		0	Asynchrono	us capture				
		1	Synchronou	is capture				
SCCI	Bit 10		ronized captur d via this bit	re/compare input.	The selected CCI	input signal is late	thed with the EQL	Ix signal and ca
Unused	Bit 9	Unuse	d. Read only.	Always read as 0				

CAP	Bit 8	Capture mode
		0 Compare mode
		1 Capture mode
OUTMODX	Bits 7-5	Output mode. Modes 2: 3: 6: and 7 are not useful for TACCR0: because FOLly = FOLIO

OUT bit value

001	Set
010	Toggle/res
011	Set/reset
100	Toggle
101	Reset

Pulldown



## Low Power Modes

SCG1	SCG0	OSCOFF	CPUOFF	Mode	CPU and Clocks Status
0	0	0	0	Active	CPU is active, all enabled clocks are active
0	0	0	1	LPM0	CPU, MCLK are disabled, SMCLK, ACLK are active
0	1	0	1	LPM1	CPU, MCLK are disabled. DCO and DC generator are disabled if the DCO is not used for SMCLK. ACLK is active.
1	0	0	1	LPM2	CPU, MCLK, SMCLK, DCO are disabled. DC generator remains enabled. ACLK is active.
1	1	0	1	LPM3	CPU, MCLK, SMCLK, DCO are disabled. DC generator disabled. ACLK is active.
1	1	1	1	LPM4	CPU and all clocks disabled
	0	0 0	0 0 0	0 0 0 0	0 0 0 0 0 Active 0 0 0 1 LPM0 0 1 0 1 LPM1 1 0 0 1 LPM2 1 1 0 0 1 LPM2

Each pin in ports P1 and P2 have interrupt capability, configured with the PxIFG, PxIE, and PxIES registers. All P1 pins source a single interrupt vector, and all P2 pins source a different single interrupt vector. The PxIFG register can be tested to determine the source of a P1 or P2 interrupt.

#### 8.2.7.1 Interrupt Flag Registers P1IFG, P2IFG

Bit = 1: An interrupt is pending

Only transitions, not static levels, cause interrupts. If any PxIFGx flag becomes set during a Px interrupt service routine, or is set after the RET instruction of a Px interrupt service routine is executed, the set PxIFGx flag generates another interrupt. This ensures that each transition is acknowledged.

#### NOTE: PxIFG Flags When Changing PxOUT or PxDIR

Writing to P10UT, P1DIR, P2OUT, or P2DIR can result in setting the corresponding P1IFG or P2IFG flags.

Interrupt Edge Select Registers P1IES, P2IES

Each PxIES bit selects the interrupt edge for the corresponding I/O pin.

Bit = 0: The PxIFGx flag is set with a low-to-high transition

Bit = 1: The PxIFGx flag is set with a high-to-low transition 2.7.3 Interrupt Enable P1IE, P2IE

Each PxIE bit enables the associated PxIFG interrupt flag Bit = 0: The interrupt is disabled.

The interrupt is enabled

Digital I/O Introduction

MSP430 devices have up to eight digital I/O ports implemented, P1 to P8. Each port has up to eight I/O pins. Every I/O pin is Individually configurable for input or output direction, and each I/O line can be individually read or written to.

Ports P1 and P2 have interrupt capability. Each interrupt for the P1 and P2 I/O lines can b From FT archive have interrupt capability. Each interrupt for the P1 and P2 I/O lines can be individually interrupt for the P1 and P2 I/O lines can be individually an artificial for a failing edge of an input signal. All P1 I/O lines source a single interrupt vector, and all P2 I/O lines source a different, single interrupt vector.

- The digital I/O features include:

  Independently programmable individual I/Os
- Any combination of input or output Individually configurable P1 and P2 interrupts

- Individually Configurable PT and P2 interrupts
  Independent input and output data registers
  Individually configurable pullup or pulldown resistors
  Individually configurable pin-oscillator function (some MSP430 devices)

MSP430G22x0: These devices feature digital I/O pins P12, P15, P16 and P1.7. The GPIOs P10, P11, P13, P14, P26, and P2.7 are implemented on this device but not available on the device pin-out. To avoid floating inputs, he

poli-down enabled:

xxx by 1902, BCSTD13; Select V.O as low freq clock

The initialization code configures GPIOs P10, P1.1, P1.3, and P1.4 as inputs with pull-dow

resistor enabled full-stir, P1ERIX = 7 and GPIOs P2.5 and P2.7 are terminated by

selecting V.OCLK as ACLK—see the Basic Clock System chapter for details. The register

bits of P1.0, P1.1, P1.3, and P1.4 in registers P10.01, P10.1R, P1162, P1162, P1163, P1163, P1164, P1167, P116

### 8.2 Digital I/O Operation

The digital I/O is configured with user software. The setup and operation of the digital I/O is discussed in the following sections.

### 8.2.1 Input Register PxIN

Each bit in each PxIN register reflects the value of the input signal at the corresponding I/O pin when the pin is configured as I/O function.

Bit = 0. The input is low

Bit = 1. The input is high

# NOTE: Writing to Read-Only Registers PxIN

Writing to these read-only registers results in increased current consumption while the w attempt is active.

## 3.2.2 Output Registers PxOUT

Each bit in each PxOUT register is the value to be output on the corresponding I/O pin will configured as I/O function, output direction, and the pullup/down resistor is disabled.

Bit = 0: The output is low

Bit = 1: The output is high

If the pin's pullup/pulldown resistor or pulldown. Bit = 0: The pin is pulled down Bit = 1: The pin is pulled up sistor is enabled, the corresponding bit in the PxOUT register selects pullup

# 8.2.3 Direction Registers PxDIR

Each bit in each PxDIR register selects the direction of the corresponding I/O pin, regardless of the selected function for the pin. PxDIR bits for I/O pins that are selected for other functions must be set as required by the other function.

Bit = 0: The port pin is switched to input direction Bit = 1: The port pin is switched to output direction

8.2.4 Pullup/Pulldown Resistor Enable Registers PxREN

Each bit in each PxREN register enables or disables the pullup/pulldown resistor of the corresponding bit on the PxOUT register selects if the pin is pulled up or pulled down. Bit = 0: Pullup/pulldown resistor disabled Bit = 1: Pullup/pulldown resistor enabled

## 8.2.5 Function Select Registers PxSEL and PxSEL2

Port pins are often multiplexed with other peripheral module functions. See the device-specific data sheet Figure 6.5: Stack before and after entering an interrupt ser to determine pin functions. Each PXSEL and PXSEL2 bit is used to select the pin function - I/O port or peripheral module function.

address (PC) and status register (SR) have been saved, with peripheral module function.

Table 8-1, PxSEL and PxSEL2 D. OCI O. D.

PXSEL2 PXSEL		Pin Function				
0	0	I/O function is selected.				
0	1	Primary peripheral module function is selected.				
1	0	Reserved. See device-specific data sheet.				
1	1	Secondary peripheral module function is selected.				

# Setting PxREN = 1 When PxSEL = 1

On some I/O ports on the MSP430F281x and MSP430F24167/89, enabling the pullup-julidown resistor (FAFEN = 1) while the module function is selected (FASEL = 1) don not diable the logic output driver. This combination is not recommended and may result in unwanted current flow through the internal resistor. See the device-specific data sheet pin schematics for more information.

Output ACLW on P2.0 on MSP430F21x1
BIS.B #01h,&F2SEL ; Select ACLW function for pin
BIS.B #01h,&F2DIR ; Set direction to output \*Required

## NOTE: P1 and P2 Interrupts Are Disabled When PxSEL = 1

When any P1SELx or P2SELx it is set, the corresponding pin's interrupt function is disabled. Therefore, signals on these pins will not generate P1 or P2 interrupts, regardless of the state of the corresponding P1IE or P2IE bit.

Port P1 input, P1IN: reading returns the logical values on the inputs if they are configured for digital input/output. This register is read-only and volatile. It does not need to be initialized because its contents are determined by the external signals.

Port P1 output, P1OUT: writing sends the value to be driven to each pin if it is configured as a digital output. If the pin is not currently an output, the value is stored in a buffer and appears on the pin if it is later switched to be an output. This register is not initialized and you should therefore write to P1OUT before configuring the pin for output.

Port P1 direction, P1DIR: clearing a bit to 0 configures a pin as an input, which is the default in most cases. Writing a 1 switches the pin to become an output. This is for digital input and output; the register works differently if other functions are selected using P1SEL

Port P1 resistor enable, P1REN: setting a bit to 1 activates a pull-up or pull-down Each PxlFGx bit is the interrupt flag for its corresponding I/O pin and is set when the selected input signal resistor on a pin. Pull-ups are often used to connect a switch to an input as in and the OIE bit are set. Each PxlFG in flag insubs er seet with software. Software can also set each PxlFG in generate a software initiated interrupt.

Bit = 0. No interrupt is pending

the continued in the oil pxlFG interrupt flag in the present with software. Software can also set each PxlFG in the section "Read Input from a Switch" on page 80. The resistors are inactive by default (0). When the resistor is enabled (1), the corresponding bit of the PIOUT register selects whether the resistor pulls the input up to  $V_{CC}$  (1) or down to  $V_{SS}$  (0).

Port P1 selection, P1SEL: selects either digital input/output (0, default) or an alternative function (1). Further registers may be needed to choose the particular

Port P1 interrupt enable, P1IE: enables interrupts when the value on an input pin changes. This feature is activated by setting appropriate bits of P1IE to 1. Interrupts are off (0) by default. The whole port shares a single interrupt vector although pins can be enabled individually.

Port P1 interrupt edge select, P1IES: can generate interrupts either on a positive edge (0), when the input goes from low to high, or on a negative edge from high to low (1). It is not possible to select interrupts on both edges simultaneously but this is not a problem because the direction can be reversed after each transition. Care is needed if the direction is changed while interrupts are enabled because a spurious interrupt may be generated. This register is not initialized and should therefore be set up before interrupts are enabled.

Port P1 interrupt flag, P1IFG: a bit is set when the selected transition has been detected on the input. In addition, an interrupt is requested if it has been enabled. These bits can also be set by software, which provides a mechanism for generating a software interrupt (SWI).

#### 6.7 What Happens when an Interrupt Is Requested?

A lengthy chain of operations lies between the cause of a maskable interrupt and the start of its ISR. It starts when a flag bit is set in the module when the condition for an interrupt occurs. For example, TAIFG is set when the counter TAR returns to 0. This is passed to the logic that controls interrupts if the corresponding enable bit is also set, TAIE in this case. The request for an interrupt is finally passed to the CPU if the GIE bit is set. Hardware then performs the following steps to launch the ISR:

- 1. Any currently executing instruction is completed if the CPU was active when the interrupt was requested. MCLK is started if the CPU was off.
- 2. The PC, which points to the next instruction, is pushed onto the stack
- 3. The SR is pushed onto the stack.
- 4. The interrupt with the highest priority is selected if multiple interrupts are waiting for service
- 5. The interrupt request flag is cleared automatically for vectors that have a single source. Flags remain set for servicing by software if the vector has multiple sources, which applies to the example of TAIFG.
- The SR is cleared, which has two effects. First, further maskable interrupts are disabled because the GIE bit is cleared; nonmaskable interrupts remain active. Second, it terminates any low-power mode, as explained in the section "Low-Power Modes of Operation" on page 198. (The SCG0 bit is not cleared in the MSP430x4xx family, which means that the frequency-locked loop is not automatically reactivated; see "Frequency-Locked Loop, FLL+" on page 172.)
- The interrupt vector is loaded into the PC and the CPU starts to execute the interrupt service routine at that address

This sequence takes six clock cycles in the MSP430 before the ISR commences. The stack at this point is shown in Figure 6.5. The position of SR on the stack is important if the low-power mode of operation needs to be changed.

The delay between an interrupt being requested and the start of the ISR is called the latency. If the CPU is already running it is given by the time to execute the current instruction, which might only just have started when the interrupt was requested, plus the six cycles needed to execute the launch sequence. This should be calculated for the slowest instruction to get the worst case. Format I instructions take up to 6 clock cycles so the overall latency is 12 cycles. The time required to start MCLK replaces the duration of the



address (PC) and status register (SR) have been saved, with SR on the top of the

current instruction if the device was in a low-power mode. The delay varies on each occasion because the interrupt may be requested at different points during an instruction, whose length may also differ. Thus there is no fixed interval between the request of an interrupt and the start of its ISR. Use the hardware of a timer to read an input or change an output at a precise time. Figure 6.6 shows an example of this and there are many more in

An interrupt service routine must always finish with the special return from interrupt instruction reti, which has the following actions:

- 1. The SR pops from the stack. All previous settings of GIE and the mode control bits are now in effect, regardless of the settings used during the interrupt service routine. In particular, this reenables maskable interrupts and restores the previous low-power mode of operation if there was one.
- 2. The PC pops from the stack and execution resumes at the point where it was interrupted. Alternatively, the CPU stops and the device reverts to its low-power mode before the interrupt.

This takes a further five cycles in the MSP430. The stack is restored to its state before the interrupt was accepted.

## 6.8.1 Interrupt Service Routines in Assembly Language

An ISR looks almost identical to a subroutine but with two distinctions:

- The address of the subroutine, for which we can use its name (a label on its first line), must be stored in the appropriate interrupt vector.
- The routine must end with reti rather than ret so that the correct sequence of actions takes place when it returns.

The other change in the program is that interrupts must be enabled or nothing happens.