

MODULAR SERIES ON SOLID STATE DEVICES

Gerold W. Neudeck and Robert F. Pierret, Editors

Volume V

Introduction to Microelectronic Fabrication

Second Edition

Richard C. Jaeger

Auburn University



Prentice Hall
Upper Saddle River, New Jersey 07458

Library of Congress Cataloging-in-Publication Data

Jaeger, Richard C.

Introduction to microelectronic fabrication / Richard C. Jaeger—2nd Edition

p. cm.

(Modular series on solid state devices; v. 5)

Includes bibliographical references and index.

ISBN 0-201-44494-7

1. Integrated circuits—Very large scale integration—Design and construction—Congresses. I. Title. II. Series.

CIP Data available.

Vice President and Editorial Director, ECS: *Marcia J. Horton*

Publisher: *Tom Robbins*

Associate Editor: *Alice Dworkin*

Editorial Assistant: *Jody McDonnell*

Vice President and Director of Production and Manufacturing, ESM: *David W. Riccardi*

Executive Managing Editor: *Vince O'Brien*

Managing Editor: *David A. George*

Production Editor: *Irwin Zucker*

Director of Creative Services: *Paul Belfanti*

Manager of Electronic Composition and Digital Content: *Jim Sullivan*

Electronic Composition: *William Johnson*

Creative Director: *Carole Anson*

Art Director: *Jayne Conte*

Art Editor: *Gregory Dulles*

Manufacturing Manager: *Trudy Piscioti*

Manufacturing Buyer: *Lisa McDowell*

Marketing Manager: *Holly Stark*

Marketing Assistant: *Karen Moon*



© 2002, 1998 by Prentice Hall

Published by Prentice-Hall, Inc.

Upper Saddle River, New Jersey 07458

All rights reserved. No part of this book may be reproduced in any format or by any means, without permission in writing from the publisher

The author and publisher of this book have used their best efforts in preparing this book. These efforts include the development, research, and testing of the theories and programs to determine their effectiveness. The author and publisher make no warranty of any kind, expressed or implied, with regard to these programs or the documentation contained in this book. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising out of, the furnishing, performance, or use of these programs.

Printed in the United States of America

10 9 8 7 6 5 4 3 2 1

ISBN 0-201-44494-7

Pearson Education Ltd., *London*

Pearson Education Australia Pty. Ltd., *Sydney*

Pearson Education Singapore, Pte. Ltd.

Pearson Education North Asia Ltd., *Hong Kong*

Pearson Education Canada Inc., *Toronto*




Pearson Educaion de Mexico, S.A. de C.V.




Pearson Education—Japan, *Tokyo*

Pearson Education Malaysia, Pte. Ltd.



To My Family—Joan, Peter, and Stephanie





Contents

PREFACE	xiii
Chapter 1 An Overview of Microelectronic Fabrication	1
1.1 A Historical Perspective	1
1.2 An Overview of Monolithic Fabrication Processes and Structures	5
1.3 Metal-Oxide-Semiconductor (MOS) Processes	7
1.3.1 Basic NMOS Process	7
1.3.2 Basic Complementary MOS (CMOS) Process	9
1.4 Basic Bipolar Processing	10
1.5 Safety	
References	14
Problems	14
Chapter 2 Lithography	17
2.1 The Photolithographic Process	17
2.1.1 Wafers and Wafer Cleaning	19
2.1.2 Barrier Layer Formation	21
2.1.3 Photoresist Application	21
2.1.4 Soft Baking / Prebaking	22
2.1.5 Mask Alignment	23
2.1.6 Photoresist Exposure and Development	23
2.1.7 Hard Baking	25
2.2 Etching Techniques	25
2.2.1 Wet Chemical Etching	25
2.2.2 Dry Etching Plasma Systems	26
2.2.3 Photoresist Removal	26
2.2.4 Metrology and Critical Dimension Control	28
2.3 Photomask Fabrication	28
2.4 Exposure Systems	28
2.5 Exposure Sources	34
2.6 Optical and Electron Microscopy	37
2.6.1 Optical Microscopy	37
2.6.2 Scanning Electron Microscopy	37
2.6.3 Transmission Electron Microscopy	38
2.7 Summary	38
References	40
Further Reading	40
Problems	40

Chapter 3	Thermal Oxidation of Silicon	43
3.1	The Oxidation Process	43
3.2	Modeling Oxidation	44
3.3	Factors Influencing Oxidation Rate	46
3.4	Dopant Redistribution During Oxidation	51
3.5	Masking Properties of Silicon Dioxide	51
3.6	Technology of Oxidation	52
3.7	Oxide Quality	53
3.8	Selective Oxidation and Shallow Trench Formation	55
3.8.1	Trench Isolation	56
3.8.2	Chemical Mechanical Polishing (CMP)	57
3.9	Oxide Thickness Characterization	61
3.10	Process Simulation	61
	Summary	61
	References	63
	Problems	64
Chapter 4	Diffusion	67
4.1	The Diffusion Process	67
4.2	Mathematical Model for Diffusion	68
4.2.1	Constant-Source Diffusion	69
4.2.2	Limited-Source Diffusion	70
4.2.3	Two-Step Diffusion	71
4.3	The Diffusion Coefficient	72
4.4	Successive Diffusions	74
4.5	Solid-Solubility Limits	74
4.6	Junction Formation and Characterization	76
4.6.1	Vertical Diffusion and Junction Formation	76
4.6.2	Lateral Diffusion	78
4.6.3	Concentration-Dependent Diffusion	79
4.7	Sheet Resistance	81
4.7.1	Sheet-Resistance Definition	82
4.7.2	Irvin's Curves	85
4.7.3	The Four-Point Probe	88
4.7.4	Van der Pauw's Method	88
4.8	Generation-Depth and Impurity Profile Measurement	90
4.8.1	Grove-and-Stain and Angle-Lap Methods	90
4.8.2	Impurity-Profile Measurement	91
4.9	Diffusion Simulation	93
4.10	Diffusion Systems	95
4.10.1	Boron Diffusion	97
4.10.2	Phosphorus Diffusion	98
4.10.3	Arsenic Diffusion	99
4.10.4	Antimony Diffusion	100

4.11	Gettering	100	
	Summary	101	
	References	102	
	Problems	103	
Chapter 5	Ion Implantation		109
5.1	Implantation Technology	109	
5.2	Mathematical Model for Ion Implantation	111	
5.3	Selective Implantation	114	
5.4	Junction Depth and Sheet Resistance	117	
5.5	Channeling, Lattice Damage, and Annealing	118	
	5.5.1 Channeling	118	
	5.5.2 Lattice Damage and Annealing	120	
	5.5.3 Deviations from the Gaussian Theory	121	
5.6	Shallow Implantations	121	
	5.6.1 Low-Energy Implantation	122	
	5.6.2 Rapid Thermal Annealing	123	
	5.6.3 Transient Enhanced Diffusion (TED)	123	
	Summary	124	
	References	125	
	Source Listing	126	
	Problems	126	
Chapter 6	Film Deposition		129
6.1	Evaporation	129	
	6.1.1 Kinetic Gas Theory	130	
	6.1.2 Filament Evaporation	132	
	6.1.3 Electron-Beam Evaporation	132	
	6.1.4 Flash Evaporation	134	
	6.1.5 Shadowing and Step Coverage	134	
6.2	Sputtering	135	
6.3	Chemical Vapor Deposition	136	
	6.3.1 CVD Reactors	137	
	6.3.2 Polysilicon Deposition	138	
	6.3.3 Silicon Dioxide Deposition	139	
	6.3.4 Silicon Nitride Deposition	140	
	6.3.5 CVD Metal Deposition	141	
6.4	Epitaxy	141	
	6.4.1 Vapor-Phase Epitaxy	142	
	6.4.2 Doping of Epitaxial Layers	145	
	6.4.3 Buried Layers	145	
	6.4.4 Liquid-Phase and Molecular-Beam Epitaxy	148	
	Summary	148	
	References	149	
	Further Reading	149	
	Problems	149	

viii Contents

Chapter 7	Interconnections and Contacts	151
7.1	Interconnections in Integrated Circuits	151
7.2	Metal Interconnections and Contact Technology	153
7.2.1	Ohmic Contact Formation	153
7.2.2	Aluminum-Silicon Eutectic Behavior	154
7.2.3	Aluminum Spiking and Junction Penetration	155
7.2.4	Contact Resistance	156
7.2.5	Electromigration	157
7.3	Diffused Interconnections	158
7.4	Polysilicon Interconnections and Buried Contacts	159
7.4.1	Buried Contacts	160
7.4.2	Butted Contacts	162
7.5	Silicides and Multilayer-Contact Technology	162
7.5.1	Silicides, Polycides, and Salicides	162
7.5.2	Barrier Metals and Multilayer Contacts	164
7.6	The Liftoff Process	164
7.7	Multilevel Metallization	166
7.7.1	Basic Multilevel Metallization	166
7.7.2	Planarized Metallization	167
7.7.3	Low Dielectric Constant Interlevel Dielectrics	167
7.8	Copper Interconnects and Damascene Processes	168
7.8.1	Electroplated Copper Interconnect	168
7.8.2	Damascene Plating	168
7.8.3	Dual Damascene structures	169
	Summary	172
	References	172
	Further Reading	173
	Problems	174
Chapter 8	Packaging and Yield	177
8.1	Testing	177
8.2	Wafer Thinning and Die Separation	178
8.3	Die Attachment	178
8.3.1	Epoxy Die Attachment	179
8.3.2	Eutectic Die Attachment	179
8.4	Wire Bonding	179
8.4.1	Thermocompression Bonding	182
8.4.2	Ultrasonic Bonding	183
8.4.3	Thermosonic Bonding	184
8.5	Packages	184
8.5.1	Circular TO-Style Packages	184
8.5.2	Dual-in-Line Packages (DIPs)	184




8.5.3	Pin-Grid Arrays (PGAs)	185
8.5.4	Leadless Chip Carriers (LCCs)	186
8.5.5	Packages for Surface Mounting	186
8.6	Flip-Chip and Tape-Automated-Bonding Processes	187
8.6.1	Flip-Chip Technology	188
8.6.2	Ball Grid Array (BGA)	190
8.6.3	The Tape-Automated-Bonding (TAB) Process	191
8.6.4	Chip Scale Packages	193
8.7	Yield	194
8.7.1	Uniform Defect Densities	194
8.7.2	Nonuniform Defect Densities	195
	Summary	198
	References	198
	Further Reading	199
	Problems	199
Chapter 9	MOS Process Integration	201
9.1	Basic MOS Device Considerations	201
9.1.1	Gate-Oxide Thickness	202
9.1.2	Substrate Doping and Threshold Voltage	203
9.1.3	Junction Breakdown	204
9.1.4	Punch-through	204
9.1.5	Junction Capacitance	205
9.1.6	Threshold Adjustment	206
9.1.7	Field-Region Considerations	208
9.1.8	MOS Transistor Isolation	208
9.1.9	Lightly Doped Drain structures	210
9.1.10	MOS Transistor Scaling	210
9.2	MOS Transistor Layout and Design Rules	212
9.2.1	Metal-Gate Transistor Layout	213
9.2.2	Polysilicon-Gate Transistor Layout	217
9.2.3	More-Aggressive Design Rules	218
9.2.4	Channel Length and Width Biases	219
9.3	Complementary MOS (CMOS) Technology	221
9.3.1	<i>n</i> -Well Process	221
9.3.2	<i>p</i> -Well and Twin Well Processes	221
9.3.3	Gate Doping	222
9.3.4	CMOS Isolation	224
9.3.5	CMOS Latchup	225
9.3.6	Shallow Trench Isolation	225
9.4	Silicon on Insulator	226
	Summary	227
	References	228
	Problems	229

Chapter 10	Bipolar Process Integration	233
10.1	The Junction-Isolated Structure	233
10.2	Current Gain	235
10.3	Transit Time	236
10.4	Basewidth	237
10.5	Breakdown Voltages	239
10.5.1	Emitter-Base Breakdown Voltage	239
10.5.2	Circular Emitters	239
10.5.3	Collector-Base Breakdown Voltage	240
10.6	Other Elements In SBC Technology	242
10.6.1	Emitter Resistor	243
10.6.2	Base Resistor	244
10.6.3	Epitaxial Layer Resistor	245
10.6.4	Pinch Resistor	246
10.6.5	Substrate <i>pnp</i> Transistor	246
10.6.6	Lateral <i>pnp</i> Transistors	248
10.6.7	Schottky Diodes	249
10.7	Layout Considerations	249
10.7.1	Buried-Layer and Isolation Diffusions	249
10.7.2	Base Diffusion to Isolation Diffusion Spacing	251
10.7.3	Emitter-Diffusion Design Rules	252
10.7.4	A Layout Example	252
10.8	Advanced Bipolar Structures	253
10.8.1	Locos Isolated Self-Aligned Contact Structure	254
10.8.2	Dual Polysilicon Self-Aligned Process	254
10.8.3	The Silicon Germanium Epitaxial Base Transistor	257
10.9	Other Bipolar Isolation Techniques	259
10.9.1	Collector-Diffusion Isolation (CDI)	259
10.9.2	Dielectric Isolation	259
10.10	BICMOS	262
	Summary	263
	References	264
	Problems	265
Chapter 11	Processes for MicroElectroMechanical Systems: MEMS	269
11.1	Mechanical Properties of Silicon	270
11.2	Bulk Micromachining	271
11.2.1	Isotropic and Anisotropic Etching	271
11.2.2	Diaphragm Formation	273
11.2.3	Cantilever Beams and Released Structures	275
11.3	Silicon Etchants	277
11.3.1	Isotropic Etching	277
11.3.2	Anisotropic Etching	278

11.4	Surface Micromachining	279
11.4.1	Cantilever Beams, Bridges and Sealed Cavities	279
11.4.2	Movable In-Plane Structures	279
11.4.3	Out-of-Plane Motion	282
11.4.4	Release Problems	286
11.5	High-Aspect-Ratio Micromachining: The LIGA Molding Process	288
11.6	Silicon Wafer Bonding	289
11.6.1	Adhesive Bonding	289
11.6.2	Silicon Fusion Bonding	289
11.6.3	Anodic Bonding	291
11.7	IC Process Compatibility	292
11.7.1	Preprocessing	292
11.7.2	Postprocessing	292
11.7.3	Merged Processes	294
	Summary	295
	References	296
	Problems	298

<i>ANSWERS TO SELECTED PROBLEMS</i>	301
--	------------

<i>INDEX</i>	303
---------------------	------------



Preface

The spectacular advances in the development and application of integrated circuit (IC) technology have led to the emergence of microelectronics process engineering as an independent discipline. Additionally, the pervasive use of integrated circuits requires a broad range of engineers in the electronics and allied industries to have a basic understanding of the behavior and limitations of ICs. One of the goals of this book is to address the educational needs of individuals with a wide range of backgrounds.

This text presents an introduction to the basic processes common to most IC technologies and provides a base for understanding more advanced processing and design courses. In order to contain the scope of the material, we deal only with material related to silicon processing and packaging. The details of many problems specifically related to VLSI/ULSI fabrication are left to texts on advanced processing, although problem areas are mentioned at various points in this text, and goals of the International Technology Roadmap for Semiconductors are discussed as appropriate.

Chapter 1 provides an overview of IC processes, and Chapters 2–6 then focus on the basic steps used in fabrication, including lithography, oxidation, diffusion, ion implantation and thin film deposition, and etching. Interconnection technology, packaging, and yield are covered in Chapters 7 and 8. It is important to understand interactions between process design, device design, and device layout. For this reason, Chapter 9 and 10 on MOS and bipolar process integration have been included. Chapter 11 provides a brief introduction to the exciting area of Microelectromechanical Systems (MEMS).

Major changes in the second edition of this text include new or expanded coverage of lithography and exposure systems, trench isolation, chemical mechanical polishing, shallow junctions, transient-enhanced diffusion, copper Damascene processes, and process simulation. The chapters on MOS and bipolar process integration have been substantially modified, and the chapter on MEMS is entirely new. The problem sets have been expanded, and additional information on measurement techniques has been included.

The text evolved from notes originally developed for a course introducing seniors and beginning graduate students to the fabrication of solid-state devices and integrated circuits. A basic knowledge of the material properties of silicon is needed, and we use Volume I of this Series as a companion text. An introductory knowledge of electronic components such as resistors, diodes, and MOS and bipolar transistors is also useful.

The material in the book is designed to be covered in one semester. In our case, the microelectronics fabrication course is accompanied by a corequisite laboratory. The students design a simple device or circuit based upon their individual capability, and the designs are combined on a multiproject polysilicon gate NMOS chip. Design, fabrication, and testing are completed within the semester. Students from a variety of disciplines, including electrical, mechanical, chemical, and materials engineering; computer science; and physics, are routinely enrolled in the fabrication classes.

xiv Preface

Before closing, I must recognize a number of other books that have influenced the preparation of this text. These include *The Theory and Practice of Microelectronics* and *VLSI Fabrication Principles* by S. K. Ghandi, *Basic Integrated Circuit Engineering* by D. J. Hamilton and W. G. Howard, *Integrated Circuit Engineering* by A. H. Glaser and G. E. Subak-Sharpe, *Microelectronic Processing and Device Design* by R. A. Colclaser, *Semiconductor Devices—Physics and Technology* by S. M. Sze, *Semiconductor Integrated Circuit Processing Technology* by W. R. Runyon and K. E. Bean, and *The Science and Engineering of Microelectronic Fabrication* by Stephen A. Campbell.

Thanks also go to the many colleagues who have provided suggestions and encouragement for the new edition and especially to our laboratory manager Charles Ellis who has been instrumental in molding the laboratory sections of our course.

RICHARD C. JAEGER
Auburn, Alabama