## Chapter 2


#### Digital Design and Computer Architecture, 2nd Edition

David Money Harris and Sarah L. Harris



## Chapter 2 :: Topics

- Introduction
- Boolean Equations
- Boolean Algebra
- From Logic to Gates
- Multilevel Combinational Logic
- X's and Z's, Oh My
- Karnaugh Maps
- Combinational Building Blocks
- Timing






### Introduction

A logic circuit is composed of:

- Inputs
- Outputs
- Functional specification
- Timing specification





### Circuits

#### Nodes


– Inputs: *A*, *B*, *C* 

Outputs: Y, Z

- Internal: n1

#### Circuit elements

- E1, E2, E3
- Each a circuit






## Types of Logic Circuits

### Combinational Logic

- Memoryless
- Outputs determined by current values of inputs

### Sequential Logic


- Has memory
- Outputs determined by previous and current values of inputs





## Rules of Combinational Composition

- Every element is combinational
- Every node is either an input or connects to exactly one output
- The circuit contains no cyclic paths
- Example:





## **Boolean Equations**

- Functional specification of outputs in terms of inputs
- Example:  $S = F(A, B, C_{in})$   $C_{out} = F(A, B, C_{in})$

$$S = A B C_{in}$$
  
 $C_{out} = AB + AC_{in} + BC_{in}$ 



### Some Definitions

- Complement: variable with a bar over it  $\overline{A}$ ,  $\overline{B}$ ,  $\overline{C}$
- Literal: variable or its complement
   A, A, B, B, C, C
- Implicant: product of literals ABC, AC, BC
- Minterm: product that includes all input variables

ABC, ABC, ABC

• Maxterm: sum that includes all input variables  $(A+\bar{B}+C)$ ,  $(\bar{A}+B+\bar{C})$ ,  $(\bar{A}+B+\bar{C})$ 

# Sum-of-Products (SOP) Form

- All equations can be written in SOP form
- Each row has a minterm
- A minterm is a product (AND) of literals
- Each minterm is TRUE for that row (and only that row)
- Form function by ORing minterms where the output is TRUE
- Thus, a sum (OR) of products (AND terms)

				minterm
_ <b>A</b>	В	Y	minterm	name
0	0	0	$\overline{A} \ \overline{B}$	$m_0$
0	1	1	$\overline{A}\;B$	$m_1^{\circ}$
1	0	0	$\overline{A}$	$m_2$
1	1	1	АВ	$m_3$

$$Y = F(A, B) =$$



# Sum-of-Products (SOP) Form

- All equations can be written in SOP form
- Each row has a minterm
- A minterm is a product (AND) of literals
- Each minterm is TRUE for that row (and only that row)
- Form function by ORing minterms where the output is TRUE
- Thus, a sum (OR) of products (AND terms)

				minterm
Α	В	Y	minterm	name
0	0	0	$\overline{A} \ \overline{B}$	$m_0$
0	1	1	Ā B	$m_1$
1	0	0	$\overline{A}$	$m_2$
1	1	1	АВ	$m_3$

$$Y = F(A, B) =$$



# Sum-of-Products (SOP) Form

- All equations can be written in SOP form
- Each row has a minterm
- A minterm is a product (AND) of literals
- Each minterm is TRUE for that row (and only that row)
- Form function by ORing minterms where the output is TRUE
- Thus, a sum (OR) of products (AND terms)

				minterm
A	В	Y	minterm	name
0	0	0	$\overline{A} \ \overline{B}$	$m_0$
0	1	1	Ā B	$m_1$
1	0	0	$\overline{\mathtt{A}}$	$m_2$
1	1	1	АВ	$m_3$

$$Y = F(A, B) = \overline{A}B + AB = \Sigma(1, 3)$$



# Product-of-Sums (POS) Form

- All Boolean equations can be written in POS form
- Each row has a **maxterm**
- A maxterm is a sum (OR) of literals
- Each maxterm is FALSE for that row (and only that row)
- Form function by ANDing the maxterms for which the output is FALSE
- Thus, a product (AND) of sums (OR terms)

				maxterm
_ <b>A</b>	В	Y	maxterm	name
0	0	0	A + B	$M_{0}$
0	1	1	$A + \overline{B}$	$M_1$
$\overline{1}$	0	0	Ā + B	$M_2$
1	1	1	$\overline{A} + \overline{B}$	$M_3$

$$Y = F(A, B) = (A + B)(A + B) = \Pi(0, 2)$$



## Boolean Equations Example

- You are going to the cafeteria for lunch
  - You won't eat lunch (E)
  - If it's not open (O) or
  - If they only serve corndogs (C)
- Write a truth table for determining if you will eat lunch (E).

0	С	Ε
0	0	
0	1	
1	0	
1	1	



## Boolean Equations Example

- You are going to the cafeteria for lunch
  - You won't eat lunch (E)
  - If it's not open (O) or
  - If they only serve corndogs (C)

Write a truth table for determining if you will eat lunch (E).

0	С	E
0	0	0
0	1	0
1	0	1
1	1	0



## SOP & POS Form

• SOP – sum-of-products

0	С	E	minterm
0	0		O C
0	1		<u> </u>
1	0		0 <u>C</u>
1	1		ОС

POS – product-of-sums

0	С	E	maxterm
0	0		O + C
0	1		$O + \overline{C}$
1	0		<u>O</u> + C
1	1		$\overline{O} + \overline{C}$



## SOP & POS Form

• SOP – sum-of-products

0	С	Ε	minterm
0	0	0	O C
0	1	0	O C
1	0	1	0 <u>C</u>
1	1	0	O C

$$E = O\overline{C}$$
$$= \Sigma(2)$$

POS – product-of-sums

0	С	E	maxterm
0	0	0	0 + C)
0	1	0	$O + \overline{C}$
1	0	1	O + C
$\overline{1}$	1	0	$\overline{O} + \overline{C}$

$$E = (O + C)(O + \overline{C})(\overline{O} + \overline{C})$$
  
=  $\Pi(0, 1, 3)$ 



## Boolean Algebra

- Axioms and theorems to simplify Boolean equations
- Like regular algebra, but simpler: variables have only two values (1 or 0)
- Duality in axioms and theorems:
  - ANDs and ORs, 0's and 1's interchanged



## **Boolean Axioms**

	Axiom		Dual	Name
A1	$B = 0 \text{ if } B \neq 1$	A1′	$B = 1 \text{ if } B \neq 0$	Binary field
A2	$\overline{0} = 1$	A2′	T = 0	NOT
A3	$0 \bullet 0 = 0$	A3′	1 + 1 = 1	AND/OR
A4	1 • 1 = 1	A4′	0 + 0 = 0	AND/OR
A5	$0 \bullet 1 = 1 \bullet 0 = 0$	A5′	1 + 0 = 0 + 1 = 1	AND/OR

	Theorem		Dual	Name
T1	$B \bullet 1 = B$	T1'	B+0=B	Identity
T2	$B \bullet 0 = 0$	T2'	B + 1 = 1	Null Element
Т3	$B \bullet B = B$	T3′	B + B = B	Idempotency
T4		$\bar{\bar{B}} = B$		Involution
T5	$B \bullet \overline{B} = 0$	T5'	$B + \overline{B} = 1$	Complements



# T1: Identity Theorem

• 
$$B • 1 = B$$

• 
$$B + 0 = B$$



## T1: Identity Theorem

- B 1 = B
- B + 0 = B

$$\begin{bmatrix} B \\ 1 \end{bmatrix} = B$$

$$\begin{bmatrix} B \\ 0 \end{bmatrix}$$
  $=$   $B$ 



## T2: Null Element Theorem

• B • 
$$0 = 0$$

• 
$$B + 1 = 1$$



## T2: Null Element Theorem

- B 0 = 0
- B + 1 = 1

$$\begin{bmatrix} B \\ 0 \end{bmatrix} = \begin{bmatrix} 0 \end{bmatrix}$$

$$\begin{bmatrix} B \\ 1 \end{bmatrix}$$
 = 1



# T3: Idempotency Theorem

• 
$$B \cdot B = B$$

$$\bullet B + B = B$$



# T3: Idempotency Theorem

• 
$$B \cdot B = B$$

$$\bullet B + B = B$$

$$B - B - B - B$$

$$B \rightarrow B \rightarrow B$$



## T4: Identity Theorem

$$\bullet \stackrel{=}{B} = B$$



## T4: Identity Theorem

• 
$$\mathbf{B} = \mathbf{B}$$

$$B \longrightarrow B$$



## T5: Complement Theorem

• B • 
$$\overline{B} = 0$$

• 
$$B + \overline{B} = 1$$



# T5: Complement Theorem

• B • 
$$\overline{B} = 0$$

• 
$$B + \overline{B} = 1$$

$$\frac{B}{B}$$
  $\bigcirc$  0  $\bigcirc$ 

$$\frac{B}{B}$$
  $=$  1



## **Boolean Theorems Summary**

	Theorem		Dual	Name
T1	$B \bullet 1 = B$	T1'	B + 0 = B	Identity
T2	$B \bullet 0 = 0$	T2'	B + 1 = 1	Null Element
T3	$B \bullet B = B$	T3′	B + B = B	Idempotency
T4		$\bar{\bar{B}} = B$		Involution
T5	$B \bullet \overline{B} = 0$	T5'	$B + \overline{B} = 1$	Complements



### Boolean Theorems of Several Vars

	Theorem		Dual	Name
T6	$B \bullet C = C \bullet B$	T6′	B + C = C + B	Commutativity
T7	$(B \bullet C) \bullet D = B \bullet (C \bullet D)$	T7′	(B+C)+D=B+(C+D)	Associativity
T8	$(B \bullet C) + (B \bullet D) = B \bullet (C + D)$	T8'	$(B+C) \bullet (B+D) = B + (C \bullet D)$	Distributivity
T9	$B \bullet (B + C) = B$	T9'	$B + (B \bullet C) = B$	Covering
T10	$(B \bullet C) + (B \bullet \overline{C}) = B$	T10'	$(B + C) \bullet (B + \overline{C}) = B$	Combining
T11	$(B \bullet C) + (\overline{B} \bullet D) + (C \bullet D)$	T11'	$(B + C) \bullet (\overline{B} + D) \bullet (C + D)$	Consensus
	$= B \bullet C + \overline{B} \bullet D$		$= (B + C) \bullet (\overline{B} + D)$	
T12	$B_0 \bullet B_1 \bullet B_2$	T12'	$B_0 + B_1 + B_2$	De Morgan's
	$= (\overline{B_0} + \overline{B_1} + \overline{B_2} \dots)$		$= (\overline{B_0} \bullet \overline{B_1} \bullet \overline{B_2})$	Theorem

Note: T8' differs from traditional algebra: OR (+) distributes over AND (•)



### Example 1:

$$Y = AB + \overline{AB}$$



### Example 1:

$$Y = AB + \overline{AB}$$

$$= B(A + \overline{A}) \qquad T8$$

$$= B(1) \qquad T5'$$

$$= B \qquad T1$$



### **Example 2:**

$$Y = A(AB + ABC)$$



### **Example 2:**

$$Y = A(AB + ABC)$$

$$=A(AB(1+C))$$

$$=A(AB(1))$$

$$=A(AB)$$

$$= (AA)B$$

$$=AB$$



# DeMorgan's Theorem

• 
$$Y = \overline{AB} = \overline{A} + \overline{B}$$


• 
$$Y = \overline{A + B} = \overline{A} \cdot \overline{B}$$




# **Bubble Pushing**

#### Backward:


- Body changes
- Adds bubbles to inputs






#### Forward:

- Body changes
- Adds bubble to output








# **Bubble Pushing**


• What is the Boolean expression for this circuit?





#### **Bubble Pushing**

• What is the Boolean expression for this circuit?




$$Y = AB + CD$$




#### **Bubble Pushing Rules**


- Begin at output, then work toward inputs
- Push bubbles on final output back
- Draw gates in a form so bubbles cancel
























#### From Logic to Gates

- Two-level logic: ANDs followed by ORs
- Example:  $Y = \overline{ABC} + A\overline{BC} + A\overline{BC}$





#### Circuit Schematics Rules

- Inputs on the left (or top)
- Outputs on right (or bottom)
- Gates flow from left to right
- Straight wires are best



### Circuit Schematic Rules (cont.)

- Wires always connect at a T junction
- A dot where wires cross indicates a connection between the wires
- Wires crossing without a dot make no connection

wires connect wires connect without a dot do not connect


at a T junction at a dot not connect



#### Multiple-Output Circuits

#### **Example: Priority Circuit**

Output asserted corresponding to most significant TRUE input




Δ	$A_2$	$A_{\scriptscriptstyle 1}$	Δ	<b>Y</b> <sub>3</sub>	Y	Y <sub>1</sub>	$Y_0$
$A_3$			$A_0$	<b>'</b> 3	Y <sub>2</sub>	1	<u>'</u> 0
0	0	0 0	1				
0	0		<b>T</b>				
0	0	1	0				
0	0	1	1				
0 0 0 0	1	0	0 1 0 1 0 1 0 1 0 1 0 1 0				
	1	0	1				
0	1	1	0				
0	1	1	1				
1	0	0	0				
1	0	0	1				
1	0	1	0				
1	0	1	1				
1	1	0	0				
1	1	0	1				
1	1	1	0				
1	1	1	1				



#### Multiple-Output Circuits

Example: Priority Circuit

Output asserted corresponding to most significant TRUE input




_	_	_	_			\	
$A_3$	$A_2$	$A_1$	$A_0$	$Y_3$	$Y_2$	Y <sub>1</sub>	$Y_0$
0	0	0	0	00	0	0	0
0	0	0	1		0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1 0	0
0	1	1 0 0	1	0	1	0	0
0	1	1	0 1 0 1 0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0 0 0	0 0 1	0 1 0 1	1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 0 0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	0 1	1	0	0	0
0 0 0 0 0 0 0 1 1 1 1 1	1	1	0	1	0	0	0 1 0 0 0 0 0 0 0 0 0 0
1	1	1	1	1	0	0	0



#### **Priority Circuit Hardware**

$A_3$	$A_2$	$A_1$	$A_{\scriptscriptstyle O}$	Y <sub>3</sub> 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y <sub>2</sub> 0 0 0 0 1 1 1 0 0 0 0 0	Y <sub>1</sub> 0 0 1 1 0 0 0 0 0 0 0 0 0 0	Y <sub>o</sub> 0 1 0 0 0 0 0 0 0 0 0 0 0 0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
$A_3$ $0$ $0$ $0$ $0$ $0$ $1$ $1$ $1$ $1$ $1$	$A_2$ $0$ $0$ $0$ $1$ $1$ $0$ $0$ $1$ $1$ $1$ $1$	$A_1$ 0 0 1 1 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1	01010101010101	1	0	0	0
1	1	1	1	1	0	0	0





#### Don't Cares

$A_2$	$A_{1}$	$A_{o}$	$Y_3$	$Y_2$	Y <sub>1</sub>	Y <sub>o</sub> 0 1 0 0 0 0 0 0 0 0 0
0	0	0	0	0	0	0
0	0	1	0	0	0	1
0	1	0	0	0	1	0
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	0	0
1	1	0	0	1	0	0
1	1	1	0	1	0	0
0	0	0	1	0	0	0
0	0	1	1	0	0	0
0	1	0	1	0	0	0
0	1	1	1	0	0	0
1	0	0	1	0	0	0
1	0	1	1	0	0	0
1	1	0	1	0	0	0
1	1	1	1	0	0	0
	$A_2$ 0 0 0 1 1 1 0 0 1 1 1 1 1	$egin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A2       A1       A0       Y3         0       0       0       0         0       0       1       0         0       1       0       0         0       1       1       0         1       0       0       0         1       1       0       0         1       1       1       0         0       0       1       1         0       0       1       1         0       1       1       1         1       0       1       1         1       0       1       1         1       0       1       1         1       0       1       1         1       0       1       1         1       0       1       1         1       1       0       1         1       1       1       1         1       1       1       1         1       1       1       1         1       1       1       1         1       1       1       1         1	A2       A1       A0       Y3       Y2         0       0       0       0       0         0       0       1       0       0         0       1       0       0       0         0       1       1       0       0         1       0       0       1       0         1       1       0       1       0         1       1       0       1       0         0       0       1       0       1         0       0       1       0       1         0       1       0       1       0         1       0       1       0       1         0       1       1       0       1         1       0       1       0       1         1       0       1       0       1         1       0       1       0       1         1       0       1       0       1         1       0       1       0       1         1       0       1       0       1         1       0	A2       A1       A0       Y3       Y2       Y1         0       0       0       0       0       0         0       0       1       0       0       0       0         0       1       0       0       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       0       1       0       0       1       0       0       1       0       0       0       1       0       0       0       0       1       0       <

$A_3$	$A_2$	$A_1$	$A_o$	<b>Y</b> <sub>3</sub>	$Y_2$	Y <sub>1</sub>	$Y_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	X	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	0 0 0 0 1	0	0	0



#### Contention: X

- Contention: circuit tries to drive output to 1 and 0
  - Actual value somewhere in between
  - Could be 0, 1, or in forbidden zone
  - Might change with voltage, temperature, time, noise
  - Often causes excessive power dissipation

$$A = 1 - Y = X$$

$$B = 0 - Y = X$$


- Warnings:
  - Contention usually indicates a bug.
  - X is used for "don't care" and contention look at the context to tell them apart



# Floating: Z

- Floating, high impedance, open, high Z
- Floating output might be 0, 1, or somewhere in between
  - A voltmeter won't indicate whether a node is floating

#### **Tristate Buffer**




E	Α	Y
0	0	Z
0	1	Z
1	0	0
1	1	1



#### Tristate Busses

Floating nodes are used in tristate busses

- Many different drivers
- Exactly one is active at once





# Karnaugh Maps (K-Maps)

- Boolean expressions can be minimized by combining terms
- K-maps minimize equations graphically

• 
$$PA + P\overline{A} = P$$

Α	В	С	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

YA	В			
c	00	01	11	10
0	1	0	0	0
1	1	0	0	0


Y A	В			
C	00	01	11	10
0	ĀĒĈ	ĀBĒ	ABĈ	AĒĈ
1	ĀĒC	ĀBC	ABC	AĒC



#### K-Map


- Circle 1's in adjacent squares
- In Boolean expression, include only literals whose true and complement form are *not* in the circle

Α	В	С	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0



$$Y = \overline{A}\overline{B}$$







**Truth Table** 

_ <b>A</b>	В	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

K-Map








#### **Truth Table**

_ <b>A</b>	В	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

#### K-Map



$$Y = \overline{A}B + B\overline{C}$$



### K-Map Definitions

• Complement: variable with a bar over it  $\overline{A}$ ,  $\overline{B}$ ,  $\overline{C}$ 

Literal: variable or its complement

$$\bar{A}$$
,  $A$ ,  $\bar{B}$ ,  $B$ ,  $C$ ,  $\bar{C}$ 

Implicant: product of literals

 Prime implicant: implicant corresponding to the largest circle in a K-map




### K-Map Rules

- Every 1 must be circled at least once
- Each circle must span a power of 2 (i.e. 1, 2,
  4) squares in each direction
- Each circle must be as large as possible
- A circle may wrap around the edges
- A "don't care" (X) is circled only if it helps minimize the equation



Α	В	С	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0 1 0	1
0	0 0 1 1	1	1	1
0	1	0	0	0
0	1	0	1 0 1 0 1 0 1	1
0	1	1	0	1
0	1 1 0 0	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	1	0
1	1	0	1 0	0
0 0 0 0 0 0 0 1 1 1 1 1	1 1 1	0 0 1 1 0 0 1 1 0 0 1 1	0	1 0 1 0 1 1 1 1 1 0 0 0 0
1	1	1	1	0






Α	В	С	D	Υ
0	0	C         0         0         1         0         1         0         1         0         1         0         1         0         1         1         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         2         2         2         3         4         4         5         6         6         7         8         9         1         1         1         1         1         1         1         1         1         1         1         1         1         1 <td< td=""><td></td><td>1 0 1 0 1 1 1 1 1 0 0 0 0</td></td<>		1 0 1 0 1 1 1 1 1 0 0 0 0
0	0	0	0 1 0	0
0	0	1	0	1
0	0 0	1		1
0	1	0	1 0 1 0 1	0
0	1 1 1 0 0	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	1	1
1	0 0	1	1 0 1 0	0
1	1	0	0	0
1	1	0	1	0
0 0 0 0 0 0 0 1 1 1 1 1	1 1 1	1	0	0
1	1	1	1	0

Υ				
CDA	B 00	01	11	10
00	1	0	0	1
01	0	1	0	1
11	1	1	0	0
10	1	1	0	1



Α	В	С	D	Υ
0 0 0 0 0 0 0 0 1 1 1 1 1	0	0	0	1
0	0	0 0	1	0
0	0	1	0 1 0	1
0	0 0	1	1	1
0	1	0	1 0 1 0 1 0 1 0	0
0	1 1 1 0	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0 0	1	1	0
1	1	0	0	0
1	1	0	1 0	0
1	1 1 1	1 0 0 1 1 0 0 1 1 0		1 0 1 1 1 1 1 0 0 0 0 0
1	1	1	1	0




$$Y = \overline{A}C + \overline{A}BD + A\overline{B}\overline{C} + \overline{B}\overline{D}$$



### K-Maps with Don't Cares

Α	В	С	D	Y
0	0	0	0	1
0		0	1	0
0	0	1	0	1
0	0 0 0 1	1 1 0	1	1
0	1	0	0	0
0			1	X
0	1 1 1 0	0 1 1 0	0	1
0	1	1	1	1
1	0	0	0	1
1			1	1
1	0 0 0 1 1	0 1 1 0	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
0 0 0 0 0 0 0 1 1 1 1 1	1	1 1	0 1 0 1 0 1 0 1 0 1 0 1	1 0 1 0 X 1 1 1 X X X X
1	1	1	1	X





#### K-Maps with Don't Cares


Α	В	С	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	1 0	1
0 0 0 0	0	1	1	1
0	1	0	0	0
0 0 0 1 1	1	0	1 0	X
0	1	1		1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	1 0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1 0	X
1	1	1	0	1 0 1 1 0 X 1 1 1 X X X X X X X X
1	1	1	1	X

Y						
CD A	B 00	01	11	10		
00	1	0	X	1		
01	0	X	X	1		
11	1	1	X	Х		
10	1	1	X	Х		



#### K-Maps with Don't Cares

Α	В	С	D	Y
0	0		0	1
0	0	0 0	1	0
0 0 0 0 0 0 0 1 1	0	1	0 1 0	1
0	0	1 1 0		1
0	1	0	1 0	0
0	1	0	1 0	X
0	1	1	0	1
0	1	1	1	1
1	0	0	1 0	1
1	0	0		1
1	0	1	1 0	Х
1	0	1	1	X
1	1	1 0	1 0	X
1 1 1	1	0	1	X
1	1	1	0	1 0 1 0 X 1 1 1 1 X X X X
1	1	1	1	X



$$Y = A + \overline{B}\overline{D} + C$$



# Combinational Building Blocks


- Multiplexers
- Decoders



# Multiplexer (Mux)

- Selects between one of N inputs to connect to output
- log<sub>2</sub>N-bit select input control input
- Example:

2:1 Mux




S	$D_1$	$D_0$	Y	S	Y
0	0	0	0	0	$D_0$
0	0	1	1	1	$D_1$
0	1	0	0		
0	1	1	1		
1	0	0	0		
1	0	1	0		
1	1	0	1		
1	1	1	1		




#### Multiplexer Implementations

#### Logic gates


Sum-of-products form





#### Tristates

- For an N-input mux, use N tristates
- Turn on exactly one to select the appropriate input






### Logic using Multiplexers

• Using the mux as a lookup table

A	В	Y
0	0	0
0	1	0
1	0	0
1	1	1


$$Y = AB$$





# Logic using Multiplexers


• Reducing the size of the mux





#### Decoders


- N inputs,  $2^N$  outputs
- One-hot outputs: only one output HIGH at once



_ <i>A</i> <sub>1</sub>	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0




# Decoder Implementation





#### Logic Using Decoders


OR minterms






## Timing

- Delay between input change and output changing
- How to build fast circuits?








#### Propagation & Contamination Delay

- Propagation delay:  $t_{pd}$  = max delay from input to output
- Contamination delay:  $t_{cd} = \min$  delay from input to output






#### Propagation & Contamination Delay

- Delay is caused by
  - Capacitance and resistance in a circuit
  - Speed of light limitation
- Reasons why  $t_{pd}$  and  $t_{cd}$  may be different:
  - Different rising and falling delays
  - Multiple inputs and outputs, some of which are faster than others
  - Circuits slow down when hot and speed up when cold



#### Critical (Long) & Short Paths



Critical (Long) Path:  $t_{pd} = 2t_{pd\_AND} + t_{pd\_OR}$ 

**Short Path:**  $t_{cd} = t_{cd\_AND}$ 




#### Glitches


• When a single input change causes an output to change multiple times



### Glitch Example


• What happens when A = 0, C = 1, B falls?









### Glitch Example (cont.)








### Fixing the Glitch







# Why Understand Glitches?

- Glitches don't cause problems because of synchronous design conventions (see Chapter 3)
- It's important to **recognize** a glitch: in simulations or on oscilloscope
- Can't get rid of all glitches simultaneous transitions on multiple inputs can also cause glitches

